

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25

## 2

## 3

## 4

5  
6  
7  
8  
9  
10

## 11

12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25

1 In a prior art base station receiver of spread spectrum communication  
2 network, the correlation technique requires the use of T correlators for each  
3 mobile user, with a total number of  $m \times T$  correlators for each base station.

4 A technique is known to reduce this number by storing a  $P \times T$  chip  
5 length of a received spread spectrum signal in a memory and repeatedly  
6 reading the stored data for correlation. However, a high capacity memory is  
7 required to hold this amount of information.

#### 8 SUMMARY OF THE INVENTION

9 It is therefore an object of the present invention to provide a path  
10 searcher for a spread spectrum receiver which requires a smaller number of  
11 correlators.

12 According to a first aspect of the present invention, there is provided a  
13 path searcher for a spread spectrum receiver for receiving a spread spectrum  
14 signal containing a scrambled synchronization code, wherein the receiver  
15 includes a plurality of correlators and each correlator produces a replica of  
16 the scrambled synchronization code and determines a correlation value  
17 between the replica and the received spread spectrum signal. The present  
18 invention is characterized in that each of the correlators performs a  
19 correlation operation between the received spread spectrum signal and the  
20 replica at a rate higher than a chip rate of the spread spectrum signal by  
21 successively shifting the replica with respect to the spread spectrum signal.

22 According to a second aspect, the present invention provides a path  
23 searcher for a spread spectrum receiver for receiving a spread spectrum  
24 signal, wherein the receiver includes a plurality of correlators, and each of the  
25 correlators produces a replica of a scrambled synchronization code and

1 determines a correlation value between the replica and the received spread  
2 spectrum signal. The invention is characterized by a first memory for storing  
3 the received spread spectrum signal. Each of the correlators reads the stored  
4 spread spectrum signal from the first memory at a rate higher than a chip rate  
5 of the received spread spectrum signal, repeatedly performs a correlation  
6 operation between the read spread spectrum signal and the replica at the  
7 higher rate by successively shifting the replica with respect to the stored  
8 spread spectrum signal. A second memory is provided for initially storing an  
9 intermediate result of a correlation value from each of the correlators and  
10 subsequently reading the stored intermediate result into a corresponding one  
11 of the correlators. Each of the correlators adds the intermediate result from  
12 the second memory with a correlation value produced by the correlation  
13 operation performed at the end of the chip interval.

#### 14 BRIEF DESCRIPTION OF THE DRAWINGS

15 The present invention will be described in detail further with reference  
16 to the following drawings, in which:

17 Fig. 1 is a block diagram of a spread spectrum receiver incorporating a  
18 path searcher of the present invention;

19 Fig. 2 is a block diagram of the path searcher according to a first  
20 embodiment of the present invention;

21 Fig. 3 is a block diagram of the multiplier of Fig. 2;

22 Fig. 4 is an illustration of results of multiplications of Fig. 3;

23 Fig. 5 is a timing diagram of the path searcher of Fig. 2;

24 Fig. 6 is a block diagram of the adder of Fig. 2 and the associated  
25 memory;

1 Fig. 7 is a block diagram of the path searcher according to a second  
2 embodiment of the present invention;

3 Fig. 8 is a block diagram of the multiplier of Fig. 7; and

4 Fig. 9 is an illustration of results of multiplications of Fig. 8;

5 Fig. 10 is a timing diagram of the path searcher of Fig. 7; and

6 Fig. 11 is a block diagram of the adder of Fig. 8 and the associated  
7 circuits.

#### 8 DETAILED DESCRIPTION

9 Referring to Fig. 1, a spread spectrum receiver according to the present  
10 invention is comprised of N antenna systems or diversity branches each  
11 including an antenna 1 for receiving a spread spectrum signal propagated  
12 over a multipath fading channel, an RF receiver or down-converter 2 for  
13 down-converting the received signal, an A/D converter 3 for converting the  
14 down-converted signal to digital form, and a band-pass filter 4 for limiting  
15 the frequencies of the digital signal to a predetermined bandwidth.

16 For purposes of disclosure, it is assumed that the spread spectrum  
17 receiver of the present invention is located in a base station of a mobile  
18 communication system. Mobile stations are each assigned a unique scramble  
19 code which is multiplied by a channelization code to produce a spreading  
20 code. The spreading code is used to scramble the information-bearing signal  
21 of a mobile station and transmitted on a forward channel to the base station.  
22 A synchronization code is scrambled with the spreading code and  
23 transmitted on the forward channel to allow the base station to establish  
24 synchronization.

25 The outputs of the N diversity branches are supplied to a path

1 searcher 5 and a demodulator 6. Path searcher 5 produces correlation values  
2 of multiple communication paths from the transmitter to the respective  
3 antennas 1 in a manner as will be described later. Demodulator 6 has a  
4 number of RAKE fingers corresponding to the diversity branches to  
5 demodulate their output signals by using the correlation values. A decoder 7  
6 provides an error correction and decoding process on the demodulated  
7 signal.

8 As shown in Fig. 2, the path searcher 5 of a first embodiment of the  
9 present invention includes a plurality of identical correlators 10-1 ~ 10-m,  
10 which are provided in number corresponding to the number of mobile users.  
11 If correlation values are determined at "T" points for each of "m" users, the  
12 number of correlators 10 is given by  $T \times m / Q$ , where Q is the number of  
13 times by which each correlator must repeat correlation operations between  
14 scrambled signals. If the chip rate of the spread spectrum signal is 3.84 MHz  
15 and the operating speed of the correlators is 61.44 MHz, the integer "Q" is  
16 equal to 16. If  $T = Q$ , the number of correlators 10 is equal to the number of  
17 mobile users. Otherwise, the number of correlators 10 increases depending  
18 on the number T of correlation points. As long as the integer T is not much  
19 greater than the integer Q, the number of correlators required to produce  
20 sufficient amount of delay information is significantly smaller than what is  
21 required in the prior art. It will be seen that by increasing the calculation  
22 speed of the correlators with respect to the chip rate of the spread spectrum  
23 signal, the number of correlators can be decreased.

24 A plurality of PN (pseudonoise) generators 11-1 ~ 11-m are provided  
25 for m users' scrambling codes. A controller 12 provides overall timing and

1 selecting functions of the correlators.

2 Each correlator 10 is comprised of a selector 14 that uses a control  
3 signal from the controller 12 to select one of the scrambling codes  
4 corresponding to a user and supplies a replica generator 15 with the selected  
5 scrambling code. Replica generator 15 includes a mapping table 15A in  
6 which synchronization codes are mapped to channelization codes. One of the  
7 channelization codes and the corresponding sync code are selected from the  
8 mapping table 15A by the controller 12 corresponding to a received spread  
9 spectrum signal. The selected channelization code is supplied to a multiplier  
10 circuit 15B, where it is multiplied by the scrambling code from the selected  
11 PN generator to produce a spreading code which is identical to that used by  
12 the mobile user. Since the received spread spectrum signal contains a  
13 scrambled sync code, the spreading code used in the forward channel is  
14 reproduced in this way. The reproduced spreading code is then used by the  
15 spreading circuit 15C for scrambling the selected sync code to produce a  
16 replica of the transmitted scrambled sync code.

17 The output signals of the band-pass filters 4 are applied to a selector 16  
18 and one of these is selected by the controller 12 and supplied to a multiplier  
19 17. In the multiplier 17 a correlation operation is repeatedly performed  
20 between the replica and the output signal of the selected band-pass filter 4 at  
21 a rate higher than the chip rate of the received spread spectrum signal.

22 As shown in detail in Fig. 3, the multiplier 17 includes shift registers 41  
23 and 42. If the scrambled sync code has 2,560 chips and the number (T) of  
24 correlation points is 16, the shift register 41 has 2,560 stages for loading the  
25 scrambled sync code from the spreading circuit 15C and is driven at the chip

1 rate 3.84 MHz for shifting and recirculating the stored chips through a  
2 recirculating path 44. Shift register 42 has  $T \times Q$  ( $256 = 16 \times 16$ ) stages which  
3 are divided into sixteen sets of sixteen stages Q0 to Q15 and all Q0 to Q15  
4 stages of each set are connected to the R0 to R15 stages of shift register,  
5 respectively. These register stages are also designated T0 to T15 stages since  
6 they correspond to the  $T = 16$  correlation points. Shift register 42 receives  
7 chip data from the T0 to T15 stages at the chip rate 3.84 in response to a load  
8 pulse applied thereto. As a result, each of sixteen chips on stages T0 to T15  
9 of shift register 41 are copied as same sixteen chips on the Q0 to Q15 stages of  
10 shift register 42, with a total of 256 chips. In response to a shift pulse, the  
11 shift register 42 is driven at 61.44 MHz which is sixteen times higher than the  
12 chip rate for shifting and circulating the replicated chips through a  
13 recirculating path 45.

14 A plurality of multiplier units 43-1 to 43-16 are provided. First input  
15 terminals of these multiplier units 43 are connected to the sixteen Q0 stages of  
16 register 42 and their second input terminals are connected together to the  
17 output of selector 16 to receive a spread spectrum signal. For convenience,  
18 the spread spectrum signal is represented as a sequence of signal chips S0, S1,  
19 ..., S2559. Each of these signal chips is applied to the multiplier units 43 for a  
20 match (or multiplication) with chips moving on the shift register 41.  
21 Therefore, for each signal chip, multiplication is repeatedly performed  $Q = 16$   
22 times during a chip interval with a resolution of  $T = 16$  points on the replica's  
23 chip sequence.

24 While 256 chips of the replica are moving along the stages of register  
25 42 at the rate of 61.44 MHz, the output signal of the selector 16 is supplied

1 one chip at a time for a match with these chips to produce a plurality of  
2 multiplication values from the multiplier units 43-1 through 43-16.

3 The following is a description of one example of the multiplication  
4 process of Fig. 3 with reference to Fig. 4 by assuming that a sequence of signal  
5 chips S0 to S15 is supplied to the multiplier units 43 when replica chips #1  
6 through #2,560 chips are stored in stages R0 through R2559, respectively. It is  
7 seen that the signal chip S0 is simultaneously multiplied by replica chips #1  
8 to #16 of the R0 to R15 stages by repeatedly multiplying their 16 copies at Q0  
9 to Q15 stages of register 42, producing 256 multiplication values. When  
10 signal chip S1 is applied, the shift register 41 is shifted by one chip position to  
11 the left, causing chips #2 through #17 to be loaded into the register 42. Signal  
12 chip S1 is therefore multiplied by copies of these chips at Q0 to Q15 stages of  
13 register 42, producing 256 multiplication values. The process is repeated on  
14 subsequent signal chips, producing a total of 4,096 multiplication values  
15 during a period of signal chips S0 to S15, as shown in Fig. 5.

16 Returning to Fig. 2, the output signals of multiplier 17 are supplied to  
17 an adder 18 where the multiplication values are summed and supplied to a  
18 dual-port RAM 19 as intermediate results of a correlation value and stored  
19 therein an interval corresponding to each multiplication process and then  
20 read out of this memory as a previous value.

21 As shown in detail in Fig. 6, the adder 18 includes a plurality of adder  
22 units 18-1 through 18-16 to which the output signals of multiplier 17 are  
23 respectively supplied. A set of output values of these adder units, which  
24 correspond to correlation points T0 to T15, are stored in respective storage  
25 locations of the memory 19. When a subsequent set of multiplication values



1 are supplied to the adder units 18 from the multiplier 17, the memory is  
2 accessed to read its contents and feed them to the adder units so that the new  
3 multiplication values are summed with corresponding previous values in the  
4 adder units 18-1 through 18-16. The summed values are used to update the  
5 stored previous values of the memory 19. The process is repeated until  
6 multiply-and-add process is performed sixteen times for each chip interval,  
7 producing correlation values. The correlation values produced in this way  
8 from each correlator 10 are delivered through an output gate 20 to the  
9 demodulator 6.

10 Demodulator uses the correlation values as delay characteristics of the  
11 communication paths to control its RAKE fingers in a manner known in the  
12 art.

13 It is seen from the foregoing that the present invention obtains high  
14 definition path delay data with the use of a small number of correlators.

15 Since the dual-port RAM 19 must be accessed each time a multiply-  
16 and-add process is performed, a wide bandwidth is required for accessing  
17 this memory. It is desirable that the bandwidth of a memory be as narrow as  
18 possible by reducing the number of repeated accesses.

19 A second embodiment of the present invention shown in Fig. 7  
20 satisfies this need. In this modification, two dual-port RAMs 31 and 32 are  
21 provided respectively on the input and output sides of all correlators 10-1 ~  
22 10-m, as common storage areas. Read-write operations of these memories are  
23 controlled by the controller 12.

24 The output signals of all band-pass filters 4 are supplied to the input  
25 RAM 31 and stored in this memory for sixteen consecutive chip intervals.

1 The stored signals are read out of this memory to the selector 16, and one of  
2 these signals is selected and coupled to a multiplier 21 of each correlator.

3 As shown in detail in Fig. 8, the multiplier 21 is essentially similar to  
4 the multiplier 17 of Fig. 3. Multiplier 21 differs in that the shift register 41 is  
5 driven at  $1/16$  of the chip rate 3.84 MHz and the shift register 42 responds to  
6 a load pulse which occurs at the same 3.84/16 MHz rate and the stored chips  
7 are shifted at the chip rate 3.84 MHz. The sixteen signal chips of RAM 31 are  
8 supplied via the selector 16 and applied respectively to the multiplier units  
9 43-1 ~ 43-16.

10 The operation of the multiplier of Fig. 8 will be understood with  
11 reference to Figs. 9 and 10 by assuming that signal chips S0 to S15 are  
12 supplied to the multiplier units 43-1 ~ 43-16 respectively when replica chips  
13 #1 through #2,560 chips are stored in stages R0 through R2559. Signal chips  
14 S0 to S15 are respectively multiplied by replica chips #1 to #16 of the R0 to  
15 R15 stages by multiplying their 16 copies at all the Q0 stages of register 42  
16 during a first chip interval, producing 256 multiplication values. During a  
17 second chip interval, the shift register 42 is shifted by one chip position to the  
18 left, causing the copies of replica chips # 2 to #17 to be shifted from the Q1  
19 stages to the Q0 stages. Signal chips S0 to S14 are therefore multiplied by  
20 copies of these chips at the Q0 stages of register 42, producing 256  
21 multiplication values. The process is repeated during subsequent chip  
22 interval until the chips S0 to S15 are multiplied respectively by #16 to #31  
23 chips which have been shifted from the Q15 stages to the Q0 stages during  
24 the sixteenth chip interval, producing a total of 4,096 multiplication values  
25 during the sixteen chip intervals, as shown in Fig. 10.

1           As shown in detail in Fig. 11, the adder 22 includes a plurality of adder  
2 units 22-1 through 22-16 to which the output signals of multiplier 21 are  
3 respectively supplied. Output signals of these adder units, which correspond  
4 to correlation points T0 to T15, are stored in respective storage locations of a  
5 delay memory or flip-flop 23 for an interval corresponding to a multiplying  
6 operation. When a subsequent set of new multiplication values are supplied  
7 to the adder units 22 from the multiplier 21, the flip-flop 23 supplies the  
8 stored values to a selector 24. Selector 24 passes these signals to the adder 22  
9 as previous values, where they are summed with the new values from the  
10 multiplier 21. The summed outputs are fed to the flip-flop 23 to update the  
11 previous values. The outputs of flip-flop 23 are also supplied to the output  
12 RAM 32 and stored in respective storage locations by overwriting previous  
13 values. The process continues until the multiplications are repeated fifteen  
14 times, so that a total value of the previous fifteen values is stored in a storage  
15 location of memory 32 corresponding to each of the correlation points T0 to  
16 T15. At the end of sixteenth calculation, the selector 24 switches its paths and  
17 the memory 32 is accessed to read the intermediate results of the previous  
18 calculations. The outputs of the memory 32 are passed through the switched  
19 paths of selector 24 to the adders 22, respectively, where the intermediate  
20 results are summed with the final results to produce sixteen correlation  
21 values at the outputs of the flip-flop 23.

22           An output gate 33 is enabled to pass the correlation values obtained in  
23 this way to the demodulator 6.